Components to Support Choice in Self-Timed Asynchronous Design Flows

Marcos Luiggi Lemos Sartori*, Willian Analdo Nunes*, Ney Laert Vilar Calazans†
*GAPH Research Group – PPGCC – School of Technology – UFRGS – Porto Alegre – RS – Brazil
†GME – PGMICRO – Federal University of Rio Grande do Sul – UFRGS – Porto Alegre – RS – Brazil
{marcos.sartori,willian.nunes}@edu.pucrs.br, ney.calazans@inf.ufrgs.br

Abstract—The design of digital circuits on recent technologies brings several challenges, among which robustness to variations stands out. Variation sources are multiple, and the evolution of integrated circuit fabrication techniques increases the number and relevance of such sources, and the complexity of ensuring circuit robustness against them. Some design paradigms naturally counter variations of one or more types. Asynchronous self-timed design is one such paradigm that can provide robustness to process, voltage, temperature, ageing and IR drop variations, to cite some of the main types. This paper proposes an enhancement to the Pulsar environment, a recently proposed open source automated flow for the design of self-timed clockless circuits. The six components proposed here enable describing choices and decisions on the flow of data tokens inside asynchronous circuits. Design capture in Pulsar can then employ these. To implement the abstract (synthesis-enabled) components, the paper also brings the proposal of the handshaking mutex, a versatile complex gate that eases the design of probe and arbiter, the two most complex among the new components. Results demonstrate the new version of Pulsar is more powerful than the previous, baseline, version, enabling the design capture and the automated synthesis steps of more complex asynchronous self-timed circuits. They also indicate the handshaking mutex operates correctly, and with a good level of attested fairness.

Index Terms—Digital circuits, Asynchronous design, Dual-rail circuits, Electronic design automation, Automated synthesis.

I. INTRODUCTION AND RELATED WORK

The continuous evolution of integrated circuit (IC) technologies into nanometer scales brings uncertainties with it. These are related to several aspects of the IC manufacturing process and of the environment where circuits operate. Uncertainties indeed affect the circuit design process. Increasing manufacturing process variations have to be more carefully considered, together with environmental conditions such as voltage supply and temperature variations [1], maybe even added with accounting for ionising radiation incidence during circuit operation [2]. Besides, design concerns such as IR drop [3] and long wire delays become more relevant. IC lifetime can also be negatively affected by technology evolution, bringing the need to consider ageing-aware design techniques [1].

Synchronous design techniques prevail in most of digital circuit domains, but they are increasingly stressed by the uncertainties in the process of creating circuits robust to the large amount of possible variations. As a consequence, sophisticated techniques arise to keep the synchronous paradigm usable. For example, Jain et al. [4] propose highly sophisticated design techniques to implement a clock network reconfiguration scheme. This enables operation of synchronous circuits from nominal voltage down to deep sub-threshold voltages. If alternative design techniques can guarantee automatic adaptability of the circuit to the level of voltage scaling, the overhead caused by such techniques can be avoided. As an example, Sartori et al. in [5] describe an experiment towards such an alternative, where an asynchronous class of design techniques called self-timed design demonstrates to be resilient to voltage scaling, allowing correct operation of circuits over a wide range of supply voltages, from nominal to sub-threshold.

A. Asynchronous and Self-Timed Circuits

A synchronous circuit relies on a global clock signal to provide a single discrete common time reference. The clock is typically a wave with a period greater than the worst combinational logic delay in any path in the circuit between two consecutive temporal barriers, usually clocked registers. All circuit registers simultaneously capture data at every clock transition. This guarantees designers can ignore wire and gate delays during several of the design phases, and circuit timing computations are expedite. Asynchronous circuits have no global clock, and rely solely on local handshakes for every data exchange within the circuit. The synchronous global clock distribution network no longer needs to exist. If local handshakes are systematically organised, only local timing constraints need to be reinforced and variations effects have a more restricted scope where they actuate within the circuit. This property of asynchronous circuits brings the potential advantage over synchronous design for dealing with variations and ageing [6].

Asynchronous design methods can be split into two large classes, depending on how local handshakes are organised into a design style: (i) bundled-data (BD) design assumes the existence of local controllers, one for each logic stage, and which interact through traditional asynchronous request/acknowledge signals. These signals are delay-matched to the data processing part of the hardware, usually using delay elements interposed among control signals. BD design is thus very similar to synchronous design; they are easy to generate and have area cost in the same order as equivalent synchronous circuits; (ii) self-timed (ST) design employs data representation schemes based
on delay-insensitive (DI) codes, which enable to represent data presence unequivocally without using separate control signals for attesting validity. Thus, instead of using asynchronous controllers, data itself carries control information and control signals can be produced directly from the structure of the data, if needed, such as in the case of backward acknowledge signals.

Asynchronous design is naturally more robust than synchronous design to delay variations and can better handle process, voltage and temperature (PVT) variations, due to the use of local handshakes, which reduces the uncertainty of controlling the timing of long wires distributed along the whole circuit. ST design is potentially more robust in the same aspects than BD design, because DI representations integrate data and control information in a single entity.

Unfortunately, designing ST circuits is often a laborious manual work, requiring detailed knowledge on convoluted specific design techniques. Also, ST designs are frequently handcraf ted cell by cell, impairing adoption in larger scale. Synchronous design has coped with technology scaling to nanometer tens or even units. Accordingly, the last decades saw little interest from traditional electronic design automation (EDA) vendors and IC manufacturers in supporting ST design. Thus, asynchronous design automation is still crawling when compared to what synchronous designers have available.

B. A Few Related Works

Despite not being in widespread use, ST design occupies niches in areas like security [7] and high speed circuits [8]. Often, given a promising application, a new ST design style is devised and a specific set of tools is built to support it [9]. Examples of tools and flows proposed recently are Balsa [10], Teak [11], Uncle [12] and Proteus [13].

The literature reveals that Proteus, Uncle and Pulsar [14] are works that got the closest to leveraging traditional EDA, design capture models and methods for use in ST design. Uncle provides a way to use traditional EDA for design capture and limited logical optimisation, relying on custom software for technology mapping and specialised optimisations, e.g. relaxation, retiming, cell merging and net buffering. However, Uncle cannot take full advantage of seasoned synthesis and logic optimisation algorithms, mostly because the cells it instantiates are not modelled according to the specifications expected by traditional tools. Proteus counts with a sophisticated frontend flow, where asynchronous channels are modelled using SystemVerilog and design capture relies on a communicating sequential processes (CSP) model. Compared to Uncle, Proteus targets an even more specific set of cells. These are implemented as dynamic domino logic gates, limiting its use for broader ranges of ST design templates. Pulsar is explored next, in Sections I-C and II.

C. Contributions of this Work

Most ST circuit design methods do not rely on traditional EDA tools for synthesis and optimisation, usually requiring specific languages and models for design capture. Pulsar [14] departs from this paradigm. It supports, for example, an asynchronous ST template called Spatially-Distributed Dual Spacer Null Convention Logic (SDDS-NCL), which enables the use of commercial EDA tools from e.g. Cadence or Synopsys as basic circuit synthesis and optimisation frameworks. Pulsar can use standard synthesis, optimisation and static timing analysis (STA) tools to determine the asynchronous cycle time of the circuits it generates. The current version of Pulsar supports design capture at a level similar to the register-transfer level (RTL) in the SystemVerilog hardware description language (HDL). Nonetheless, its current version can only synthesise static circuits, those where data always follow pre-determined paths. Behaviours where data has to be dynamically steered or selected cannot be captured. The main contribution of this article is to propose an enhancement to Pulsar, by adding six new abstract components and the support in Pul sar to realise standard cell designs with them. These components allow Pulsar to deal with generalised hardware organisations, containing choice and decision constructs expressed in RTL-like HDL descriptions. The six components, detailed in Section II, are the decision-making components discard, hold, condhi and condlo.

The rest of this work comprises four Sections. Section II covers a few concepts on asynchronous circuits and gives an overview of the Pulsar flow. Next, Section III describes the reasoning for the new components and details their implementations. Follows Section IV which summarises how to use the components, gives examples of their use in circuits and shows some demonstrative simulation results. The paper ends with Section V which draws some conclusive statements and cites ongoing work.

II. ASYNCHRONOUS BASICS AND THE PULSAR FLOW

Resuming the discussion of asynchronous circuits started in the Section I-A to ensure correct operation, asynchronous circuit blocks communicate with each other using local handshake channels [20]. This approach eliminates the need for distributing a global clock, and the complexity implied in this requirement of synchronous design. It also produces circuits that operate based on the average delay of combinational circuit blocks, not on their worst-case combinational path.

A. Handshake Protocols and Data Encoding

Handshake protocols comprise two distinct steps: (i) data request, when an entity announces (or requests) data availability; and (ii) data acknowledgement, when another entity acknowledges (or grants) data, enabling subsequent communication. Implementing these steps is protocol-dependent, and such protocols can be categorised in two main classes: (i) 2-phase (2ph) and (ii) 4-phase (4ph). A 2ph protocol implements the handshake steps with a single transition in each control signal, allowing transmission of new data immediately after acknowledgement. A 4ph protocol in turn requires that request and acknowledgement signals return to a neutral state prior to the transmission of new data.

The use of dedicated request/acknowledge signals separated from data lines characterises the BD design style introduced in Section I-A. BD design allows simpler, close to synchronous, data path implementations, at the expense of more

2 Abundant details about SDDS-NCL are available e.g. in references [15–17].

3 Note that Pulsar is open-source code [15], and can use the open-source, asynchronous standard cell library ASCEnD [19] and others, non-open-source ASCEnD libraries [16].
complex timing assumptions. Since combinational logic data transformations must be transparent to the local handshake protocol [20], requests must arrive at the consumer only after all computations on data channels are concluded and results are complete and ready at the consumer inputs, otherwise the latter can capture incorrect or inconsistent data. This poses a design challenge, and control signals often require delay lines to match their propagation delay to that of the data path.

As an alternative to BD design, the request information can be embedded within the data itself, by using DI codes. The most employed and the simplest DI codes use two wires to represent each bit, being these accordingly designated by the term dual-rail (DR) codes. DR codes and other DI codes are naturally the base for ST design styles, also introduced in Section [A] [21]. Several DI codes other than DR ones do exist, such as 1-of-4, generic m-of-n codes, and others [22], but DR codes are by far the most commonly used. This paper restricts attention to circuits using only DR codes to represent data. ST circuits require less restrictive timing assumptions than BD or synchronous circuits. This makes them less sensitive to PVT variations and ageing. ST circuits rely on local completion detection circuits to recognise data availability.

Figure 1 depicts two examples of ST handshake push protocols to transmit a single bit, several other protocols exist [23]. Push protocols are those where requests follow the same sense as data, by opposition to pull protocols, where requests follow the opposite sense of data. In ST pull protocols the single control wire is accordingly renamed req. Both examples in Figure 1 employ an ST DI code. It should be clear from the figure how to interpret the true (‘1’) and false (‘0’) bit representations. The return to zero (RTZ) protocol from Figure 1(a) classifies as 4ph, level-encoded. It requires transmission of a spacer (or null value) between every consecutive data transmission. The no return (NR) protocol depicted in Figure 1(b) classifies as 2ph, transition-signalling. It can transmit twice the amount of data as RTZ with the same switching activity. However, handling NR or other 2ph protocols usually requires more complex circuitry than RTZ or other 4ph protocols.

B. Channels, Token Flow, Forks and Special Gates

The data propagation behaviour in asynchronous circuits is often captured by token flow diagrams [20]. In such diagrams, tokens carry and abstract data. Tokens and spacers propagate between communicating entities such as latches4 through handshake channels. Tokens and spacers wavefronts are only allowed to propagate over bubbles5 otherwise information is potentially lost, leading to circuit failure. Models and internal

4Binary DI codes do not use all bit configurations available, and this is reflected by their delay insensitivity characteristic [24]. A spacer is in fact associated to one of the unused or invalid bit configurations (those not used to represent data) and is meant to explicitly indicate the absence of data in a data channel. In the example here, the single bit DI code states that 01 means a ‘0’ bit value, 10 means a ‘1’ bit value, 00 is the spacer and 11 has no meaning and should never occur as a stable value.

5The use of the latch term in asynchronous circuits and their token flow model representation is associated to the general notion of a temporal barrier, and it does not necessarily imply a specific physical implementation.

6A bubble corresponds to either a token or a spacer which has already been forwarded to a next stage in the circuit, not being needed in the present stage anymore.

Consider the simplest, 2-input, 1-output, symmetric C-element. This component has ‘1’ in its output if the two inputs are ‘1’, has ‘0’ in its output if the two inputs are ‘0’, and keeps the previous output value otherwise. Note this clearly implies a sequential behaviour.
channels. These are channels that are not required to be complete to ensure proper circuit functionality. If a circuit can peek the presence of a token in an uncoupled channel it is able to decide a course of action. Regarding the indication principle, asynchronous function blocks can fall in one of two classes: (i) strongly indicating blocks wait for all of its inputs to become valid before it starts to compute and produce valid outputs, and it waits for all of its inputs to become spacers before it starts to produce spacer outputs; weakly indicating blocks start to compute and produce valid outputs as soon as possible, when some input signal(s) has(have) become valid, and it starts to produce null outputs as soon as possible, after some input signal(s) has(have) become spacer(s). The use of strongly or weakly indicating logic imposes different design compromises, choosing between them is a relevant issue.

The design of ST circuits often relies on the availability of a set of specific logic gates, distinct from ordinary gates like ANDs, ORs and inverters. ST design benefits from gates with hysteretic functions such as C-elements. Many of these gates are constructed in CMOS as transistor network with feedback(s). Although such gates can be composed with ordinary gates, this is sub-optimal in terms of area and performance. More importantly, feedback lines are usually part of isochronic forks\(^8\) and are thus better left inside a cell. It is better to avoid their generation between design cells by automated routing tools, which are often unaware of the isochronic fork constraint. The reason why they are unaware is because such tools are constructed with only synchronous cells \[19\] and negative (NCL) unate gates in the logic, as available e.g. in the ASCEnD-FreePDK45 library of asynchronous standard cells \[19\] and similar libraries. The cell interleaving is what enables the use of standard EDA tools, e.g. Cadence Genus to perform technology mapping and optimisation of DR circuits.

Pulsar uses conventional EDA tools to perform timing-driven synthesis of the virtual netlist to a pseudo-synchronous SDDS-NCL circuit. However, the relation between the propagation time of paths and performance is dependent on the circuit structure. To precisely compute such relation and design circuits taking advantage of computations, Sartori et al. \[14\] proposed the half-buffer channel network (HBCN) timing model. HBCN is a structure comprising a timed marked graph that models the propagation of tokens and spacers in the circuit; this enables setting a cycle-time constraint\(^9\) as performance target during synthesis.

Later, Pulsar was extended to incorporate a front-end with pre-synthesis and dual-rail expansion steps, as described by Sartori et al. \[28\].

The SDDS-NCL template \[15\]–\[17\] allows the synthesis and optimisation of ST combinational logic using standard EDA tools. SDDS-NCL achieves this by interleaving positive (NCL) and negative (NCLP) unate gates in the logic, as available e.g. in the ASCEnD-FreePDK45 library of asynchronous standard cells \[19\] and similar libraries. The cell interleaving is what enables the use of standard EDA tools, e.g. Cadence Genus to perform technology mapping and optimisation of DR circuits.

C. Rudiments on the Pulsar Flow

Sartori et al. proposed Pulsar \[14\], \[25\], a synthesis flow pledging:

- The use of the SDDS-NCL asynchronous ST template \[17\], \[26\].

\(^8\)Isochronic forks are selected wire forks within a design. Assume a wire has three or more ends, one being the fork input and the other being fork outputs. The delay from the input end to the output ends of the fork are all identical, or differ by a “negligible” amount if the fork is isochronic. When using DR logic with feedback, and given the absence of clocks for controlling the information flow, isochronic forks are a critical assumption and their definition, computation and control commands the functionality and performance of any asynchronous design.

\(^9\)Remembering, SDDS-NCL is an acronym for Spatially-Distributed Dual Spacer Null Convention Logic. Details about this template are available in references \[15\]–\[17\].

- An enhancement of the original pseudo-synchronous modelling strategy proposed by Thonnart et al. \[27\] to enable timing analysis of asynchronous ST circuits with conventional static timing (STA) tools;
- The half-buffer channel network (HBCN) timing constraint representation model;
- A linear programming technique to constrain ST circuits’ cycle time.

Performance target during synthesis.

The Pulsar execution process starts with a user-generated RTL-like SystemVerilog input containing a clock signal. The RTL-like semantics deviates from standard RTL semantics with respect to the clock behaviour treatment. On standard RTL, variable assignments in clocked blocks capture data at each clock tick, regardless of their validity. On asynchronous ST circuits, the presence of valid data is self-evident. Thus, variable assignments inside clocked blocks in RTL-like code demand that data is only captured when available, which removes the burden of flow control from the designer and enables fine-grain pipelining during synthesis. A Pulsar RTL-like description uses a clock signal (\(\text{clk}\)) to guide the synthesis process only; it is used in the pre-synthesis step to

<table>
<thead>
<tr>
<th>Component</th>
<th>4-phase bundled-data</th>
<th>4-phase dual-rail</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fork</td>
<td>(x \longrightarrow y)</td>
<td>(x, t \longrightarrow y, t)</td>
</tr>
<tr>
<td></td>
<td>(x, r \text{-req} \longrightarrow z, r \text{-req})</td>
<td>(x, f \longrightarrow y, f, z, f)</td>
</tr>
<tr>
<td></td>
<td>(x, a \text{-ack} \longrightarrow z, a \text{-ack})</td>
<td>(x, \text{ack} \longrightarrow z, \text{ack})</td>
</tr>
</tbody>
</table>
select handshaking components and later to guide the pseudo-synchronous synthesis [27]. However, this clock signal is not synthesised in the final implementation, nor it produces a clock distribution tree, as expected for an asynchronous circuit. Listing 1 presents an RTL-like description of a 4-bit, 4-stage asynchronous pipeline accumulator, to demonstrate some of the differences between standard RTL and RTL-like descriptions. From Line 7 to 11, there is a sequence of assignments on a clocked block with no reset. The construction enables retime the adder in Line 9 into a pipeline to increase performance.

Listing 1: SystemVerilog RTL-like input description for generating a 4-stage pipeline accumulator with Pulsar.

```verilog
module acc #(WIDTH=4)
  input logic clk, reset,
  input logic [WIDTH-1:0] in,
  output logic [WIDTH-1:0] out);
  logic [WIDTH-1:0] in_reg, sum, acc;
  always @(posedge clk) begin
    in_reg <= in;
    sum <= acc + in_reg;
    out <= sum;
  end
  always @(posedge clk or negedge reset)
    if (!reset) acc <= '0;
    else acc <= sum;
endmodule
```

On the synchronous RTL interpretation of this description, the values assigned to these variables are unknown at initialisation. Since this is a loop arrangement and registers capture data on each clock tick, these unknown values are captured and propagated; the result is the faulty behaviour depicted in Figure 3. However, when considering the Pulsar RTL-like interpretation of this description, these variables are initialised to spacers and the registers only capture data when valid. The correct behaviour resulting from the synthesis of this circuit by Pulsar is depicted in Figure 3. Notice how data progresses in waves between registers only after it becomes available.

Fig. 3: Faulty behaviour caused by an ordinary RTL synthesis of the circuit in Listing 1. Note that reset is activated (=’0’) for a single clock cycle, and that it is not affecting the first (always) block. Greyed out areas here are unknown values.

III. A NEW SET OF COMPONENTS FOR PULSAR

The version of Pulsar previously described in [18] allows the design capture of linear and non-linear pipelines, but all circuits must be static, in the sense that the path data tokens follow is always the same. This paper proposes an enhancement to Pulsar to allow the dynamic choice of circuit paths tokens take during computations. The enhancement takes the form of a set of six new components which can be explicitly instantiated in RTL-like design descriptions. Choice is the ability to dynamically change the flow of data or control tokens in an asynchronous pipeline. To enable choice it is necessary to provide the capacity to steer tokens and make decisions. The proposition here is to provide two components, probe and arbiter, for decision making, and four components, hold, discard, condhi and condlo, for token steering.

Decision making components do share several similarities, but have significantly distinct behaviours. This prompts to a process of factoring out the similarities of the probe and the arbiter into a basic sub-component to support the construction of both. The sub-component is the handshaking mutex, detailed in Section III-A before exploring the probe and arbiter component architectures themselves.

A. The Decision Making Components

Decision components produce tokens with different values, depending on the presence of tokens on their inputs. Probe is the simplest decision making component; it detects the presence of a token in a channel, being useful when a circuit is expected to perform a default action whilst no new data is provided. When a token is present at its input channel, a probe consumes the token and produces a true-valued token at its output. Conversely, when no token is present at the input channel, probe produces a false-valued token at its output channel. An arbiter, in its turn, only produces a token if at least one of its two input channels has a token; this is useful when a circuit must wait for data coming from multiple sources, e.g. in a bus arbiter circuit. If a token is present on input channel a of an arbiter, it produces a true-valued token; whereas if a token is present on input channel b, the arbiter produces a false-valued token. The token arriving first is consumed by the arbiter. If two tokens arrive simultaneously, or close enough such that it is indistinguishable which arrived first, the arbiter selects one of them at random. The implementation of both probe and arbiter components is logic template-dependent. These components display a behaviour sensitive to race conditions, usually solved by mutual exclusion components, also called mutexes.

The SDDS-NCL version of the two decision components uses a complex gate, the handshaking mutex (HM) sub-component detailed by the CMOS transistor network in Figure 5. The HM design proposition is one of the main original contributions of this work. It combines the functionality of a traditional mutex and resettable C-elements used in asynchronous ST circuits temporal barriers. At reset, outputs (QA and QB) are both set low, placing the HM in a known state. Each output (QA and QB) of the HM is controlled by a corresponding asymmetric input pair (A+/A- and B+/B-), and by a common input (NACK). QA only rises when A+ and NACK are high, and QB is low. Similarly QB only rises when B+ and NACK are high, and QA is low. However, if both QA and QB rise simultaneously, only one of the outputs will rise after some (unbounded) arbitration time; this deliberation is ideally random. Furthermore, the condition for QA (QB) to fall is that both NACK and A- (B-) are low, regardless of the status of the other inputs and outputs.

### A. The Decision Making Components

Decision components produce tokens with different values, depending on the presence of tokens on their inputs. Probe is the simplest decision making component; it detects the presence of a token in a channel, being useful when a circuit is expected to perform a default action whilst no new data is provided. When a token is present at its input channel, a probe consumes the token and produces a true-valued token at its output. Conversely, when no token is present at the input channel, probe produces a false-valued token at its output channel. An arbiter, in its turn, only produces a token if at least one of its two input channels has a token; this is useful when a circuit must wait for data coming from multiple sources, e.g. in a bus arbiter circuit. If a token is present on input channel a of an arbiter, it produces a true-valued token; whereas if a token is present on input channel b, the arbiter produces a false-valued token. The token arriving first is consumed by the arbiter. If two tokens arrive simultaneously, or close enough such that it is indistinguishable which arrived first, the arbiter selects one of them at random. The implementation of both probe and arbiter components is logic template-dependent. These components display a behaviour sensitive to race conditions, usually solved by mutual exclusion components, also called mutexes.

The SDDS-NCL version of the two decision components uses a complex gate, the handshaking mutex (HM) sub-component detailed by the CMOS transistor network in Figure 5. The HM design proposition is one of the main original contributions of this work. It combines the functionality of a traditional mutex and resettable C-elements used in asynchronous ST circuits temporal barriers. At reset, outputs (QA and QB) are both set low, placing the HM in a known state. Each output (QA and QB) of the HM is controlled by a corresponding asymmetric input pair (A+/A- and B+/B-), and by a common input (NACK). QA only rises when A+ and NACK are high, and QB is low. Similarly QB only rises when B+ and NACK are high, and QA is low. However, if both QA and QB rise simultaneously, only one of the outputs will rise after some (unbounded) arbitration time; this deliberation is ideally random. Furthermore, the condition for QA (QB) to fall is that both NACK and A- (B-) are low, regardless of the status of the other inputs and outputs.
The metastability filter ensures outputs QA and QB are both low until the metastability resolves. Figure 6 depicts the complete implementation of the metastability filter. Internal nodes NQA and NQB can enter in a metastable state, but both can be simultaneously low. If NACK rises when both NACK and A- (B-) are low, just one output can be high at anytime, but both can be simultaneously low. If NACK rises when both outputs are low, and inputs A+ and B+ are both high, the internal nodes NQA and NQB can enter in a metastable state. The metastability filter ensures outputs QA and QB are both low until the metastability resolves.

Figure 6 depicts the complete implementation of the arbiter and probe decision components; they employ OR-gates as completion detectors (CDs), and an HM as arbitration and latching logic. Both arbiter and probe operate in arbitration cycles comprising an evaluation step and a reset step. The evaluation step occurs when a consumer element connected to the output channel signals its availability to receive a token. At this point, the decision component can generate a true or a false token to indicate the state of its input channels. The HM raises one of its outputs based on the state of the CD connected at its input. When NACK falls, this indicates that the consumer has absorbed the token and is ready to accept a spacer, which puts the decision component in the reset step. The precise behaviour of the evaluation and reset steps are different in arbiter and probe components.

The arbiter has two (dual-rail) input channels, each with its own CD. Their outputs feed each a pair of asymmetric inputs on the HM. This arrangement guarantees that the arbiter is strongly indicating; tokens and spacers produced at the output always match tokens and spacers consumed at the selected input. At the evaluation phase, the arbiter only outputs a token when a token is present in at least one of its inputs. During the reset phase, the arbiter waits for a spacer in the selected input, after which it outputs a spacer. Notice that this behaviour affects only the selected input being acknowledged. A token (if any) at the other input must wait until its input is selected; this ensures a consistent behaviour, as no token can be lost, nor can the same token compete for arbitration twice.

In contrast to arbiters, probes have a single (dual-rail) input channel and their behaviour on the computation and reset step changes on the presence of tokens and spacers in its input channel. The CD output indicates the presence/absence of a token; it connects to the A+/- input pair of the HM. The inversion of the CD output indicates the presence of a spacer; the negated CD output is connected only to the B+ input of the HM, and the B- input is tied to ground. When a token is detected at the input during the computation step, probe behaves similarly to an arbiter; the token is acknowledged and the output only returns to a spacer after the input returns to a spacer. When a spacer is detected at the input during the computation step, probe completes the arbitration cycle, regardless to changes in the input; it produces a false-value token at the output, and resets back to a spacer as soon as NACK falls, indicating the consumer stage absorbed the token. This allows a token to arrive at any time during the arbitration cycle, but its presence is only recognised when the probe begins its computation step. If a token arrives too close to the beginning of a computation, the probe may not detect the token at that arbitration cycle; but it is guaranteed to produce
a valid response and to recognise the token at its input.

B. The Token Steering Components

Both discard and hold act like temporal barriers that selectively perform handshakes on their data channels; this behaviour is governed by a control channel. When they receive true-valued tokens on their control channels, both components act as a conventional temporal barrier, latching and propagating data. Conversely, when the control channel receives a false-valued token, the token received in the data channel is inhibited from propagating. However, the inhibition behaviour of these control flow components is not the same. A hold component inhibits token propagation by withholding handshake with the input data channel; this effectively blocks the token at the input data channel. The discard component, on the other hand, inhibits token propagation by acting as a token sink; it performs handshake with its input data channel but do not propagate the token to its output channel. It is worth mentioning that the discard component only performs handshake on its control channel synchronised with its data channel, while the hold component can perform handshake with the control channel only. Likewise, the condhi and condlo components are conditional token sources. They consume a token from their control channel; if a false valued token is received, the token production at the output channel is inhibited. When a true-valued token is received on the control channel, a condhi component produces a true-valued token and a condlo component produces a false-valued token.

The SDDS-NCL implementations of hold and discard are depicted in Figure 7; they are similar to half-buffer components but employ 3-input resetable C-elements to gate the propagation of tokens. They only propagate data arriving from the input channel if the true-rail of the control channel (en) is activated. The difference between hold and discard lays on the generation of the ack signal for the input and control channels. On both components, the control channel is always acknowledged, regardless of which rail of the control channel is activated. However, hold only acknowledges the data channel (a) when the token propagates; whereas discard acknowledges the data channel when either the token propagates or when the false-rail of the control channel is activated.

The SDDS-NCL implementations of condhi and condlo appear in Figure 8. Each component comprises a C-element, an OR-gate, and a constant assignment to nil. The C-element is connected to the true-rail of the control channel and the negation of acknowledgement from the output channel. It generates the true or false output rail regarding the respective component, whilst the other output rail is tied to logic nil. An OR-gate generates the acknowledgement signal for the control channel; it is connected to the output of the aforementioned C-element and to the false rail of the control channel.

Token steering enables dynamic operation of asynchronous pipelines, in the sense that the path followed by tokens can vary. This is possible through either fan-out or fan-in steering. Fan-out steering is used to select the destination of a token.

11] A half-buffer component is the simplest temporal barrier implemented in Pulsar; on the SDDS-NCL asynchronous template it is implemented as a pair of 2-input resetable C-elements. On initialisation, the half-buffer component is started with a spacer token.

![Hold](attachment:hold.png) ![Discard](attachment:discard.png)

Fig. 7: Token steering components - Part 1.

![Condhi](attachment:condhi.png) ![Condlo](attachment:condlo.png)

Fig. 8: Token steering components - Part 2.

IV. COMPONENT UTILISATION AND VALIDATION

To demonstrate the use of components described in Section III in Pulsar RTL-like descriptions, this Section discusses two example circuits. The first is a loadable up-counter, which employs two token steering components and one probe. The second circuit is a 2-to-1 data-channel multiplexer employing two hold and one arbiter components.

The two example circuits explored here are simplified versions of circuits employed in large, complex designs. The loadable up-counter is a 16-bit simplification of a 32-bit program counter (PC) used in an asynchronous RISC-V processor implementation [29]; whilst the 2-to-1 data-channel multiplexer is part of a router used in an asynchronous ring topology network-on-chip (NoC).

A. The Loadable Up-counter

Listing 2 contains the Pulsar RTL-like description of the 16-bit loadable up-counter.

A processor PC is usually incremented, but control flow instructions such as jumps and branches may load new values
Listing 2: Loadable 16-bit up-counter Pulsar RTL-like design.

```vhdl
module counter #(WIDTH=16)
    input wire clk, reset,
    input logic [WIDTH-1:0] load,
    output logic [WIDTH-1:0] out);
    logic [WIDTH-1:0] acc, sum, load_reg;
    wire [WIDTH-1:0] new_val;
    wire selector;
    always @ (posedge clk or negedge reset)
        if (!reset) acc <= '0;
    else acc <= new_val;
    probe s (.a(load), .q(selector), .*);
    for (genvar i = 0; i < WIDTH ; i++) begin
        hold load_h (.a(load_reg[i]), .en(selector),
            .q(new_val[i]), .*);
        discard sum_d (.a(sum[i]), .en(!selector),
            .q(new_val[i]), .*);
    end
    always @ (posedge clk) begin
        sum <= acc + 1;
        out <= acc;
    end
dendmodule
```

in it at any moment. This circuit uses a `probe` component to detect when a value is present at its load input channel. If no load value is present, the circuit proceeds with incrementing the current counter value; otherwise it discards the counter value and loads the received token. The token steering components, instantiated between lines 15-18, are in a fan-in steering arrangement; they multiplex the `new_val` channel from either `load_reg` or `sum`.

Figure 9 depicts the token flow diagram for this circuit. It is possible to observe that the `discard` component takes part in the accumulator loop. Before the arrival of a token at the load channel, `probe` produces false-valued tokens interposed with spacers. False-valued tokens prevent the `hold` component from executing a handshake on its input and output data channels. If a token arrives at the load channel after the `probe` has issued a false-valued token, it is held there until the `probe` can acknowledge its presence.

![Simplified Token Flow Diagram for Loadable 16-bit Up-Counter](image)

**Fig. 9:** Simplified token flow diagram for the loadable 16-bit up-counter. Note that except for the `+1`, `not` and the merger that produces the `new_val` channel, all elements in this diagram are handshake entities.

Analogue-mixed signal (AMS) simulation was employed to validate the circuit. The counter is synthesised using Pulsar to the worst corner of the ASCEnD-FreePDK-45 library (125 °C, 0.95 V and slow transistors); the resulting netlist is placed and routed using Cadence Innovus. Mentor Calibre is used to extract the analogue netlist from the resulting GDS. A digital testbench in SystemVerilog simulating an ideal environment performs handshake and collects output values. The digital testbench also feeds random values in the 0-30 interval into the load input channel at random moments. All events in the testbench are logged to a file with the simulation time where they occurred. The AMS simulation ran for 1µs. The collected output and load values w.r.t. simulation time appear in Figure 10.

**Fig. 10:** AMS loadable counter simulation results. The highlighted red rectangle in the upper plot is detailed by the bottom plot; it shows two load procedures and their subsequent increment cycles.

The top plot depicts the entire simulation time; the bottom plot zooms in the area marked by the red rectangle on the top one. Albeit asynchronous, the circuit yields a new output value in a fairly consistent rate. On the zoomed portion, there are two load procedures: on the first, the circuit yields two output values before accepting the load value; on the second, the circuit yields a single output value before loading the new value. This derives from the circuit asynchronous nature, its structure and the random moments the load input is fed; although delayed, the load procedure is guaranteed to occur.

B. The Channel Multiplexer

Listing 3 depicts the RTL-like description for the 16-bit channel multiplexer. This multiplexer has two input channels (a, b) and one output (o) channel. Tokens can arrive at either of the inputs anytime; the `arbiter` detects the presence of the token and yields a decision in favour of the associated `hold` component. If a token arrives at one input whilst another token is propagating through the other input, the corresponding `hold` component blocks the late token until the handshake at the `arbiter` deliberates in favour if its propagation. In the situation where tokens arrive at the two input channels at sufficiently near times, the `arbiter` must deliberate between either of the input channels; ideally this is a random selection.

Lines 12-26 implement the input and output buffers; Lines 28-33 instantiate the `arbiter` component; Lines 35-48 instantiate the `hold` components for both channels. A simplified token flow diagram of this circuit is depicted in Figure 11. Notice that on the RTL-like description inputs `a` and `b` of the `arbiter` are fed by the least significant bit of the input channels. The `arbiter` is able to detect the presence of a token in a single-bit channel; sampling the least significant bit assumes that all bits are inserted in tandem. The token flow diagram simplifies this by representing the multiple parallel channels required to carry multiple bits as a single
Listing 3: Pulsar RTL-like 16-bit channel multiplexer.

```verilog
module merge
  #(WIDTH=16, INPUT_DEPTH=2, OUTPUT_DEPTH=2)
  input logic clk, reset,
  input logic [WIDTH-1:0] a, b,
  output logic [WIDTH-1:0] o;
  logic [WIDTH-1:0] a_pipe [INPUT_DEPTH];
  logic [WIDTH-1:0] b_pipe [INPUT_DEPTH];
  logic [WIDTH-1:0] o_pipe [OUTPUT_DEPTH];
  logic decision;
  assign endmodule

always_ff @posedge clk begin
  a_pipe[0] <= a;
  b_pipe[0] <= b;
end

for (genvar i = 0; i < INPUT_DEPTH; i++) begin
  always_ff @posedge clk begin
    a_pipe[i] <= a_pipe[i-1];
    b_pipe[i] <= b_pipe[i-1];
  end
end

for (genvar i = 0; i < WIDTH; i++) begin
  hold select_a {
    .clk(clk), .reset(reset),
    .a(a_pipe[INPUT_DEPTH-2][i]),
    .b(b_pipe[INPUT_DEPTH-2][i]),
    .en(decision),
    .q(o_pipe[0][i])
  };

  hold select_b {
    .clk(clk), .reset(reset),
    .a(a_pipe[INPUT_DEPTH-1][i]),
    .b(b_pipe[INPUT_DEPTH-1][i]),
    .en(~decision),
    .q(o_pipe[0][i])
  };
end
assign o = o_pipe[OUTPUT_DEPTH-1];
```

The synthesis and simulation flow for the channel multiplexer is the same as for the counter: the circuit is first synthesised using Pulsar to a netlist of ASCEnD-FreePDK45 gates; this implementation is then placed and routed using Innovus; Calibre parasitic-extraction (PEX) is used to obtain an analogue Spice netlist from the resulting GDS file. XCellium simulates the resulting Spice netlist in conjunction with a digital testbench for the duration of 1 μs. The digital testbench performs handshake with the circuit inputs and outputs. It inserts positive numbers on input a and negative numbers on input b; the insertion of tokens and spacers on each input is delayed by a random time value between 1-2 ns after acknowledgement, and the output channel is acknowledged with nil delay. This arrangement simulates two computationally limited producers competing for a shared fast consumer.

Figure 12 depicts the cumulative distribution of arrival times at the input and output channels between 0 and 100 ns. In this plot, the count value for each channel is incremented by one every time a token is sent or received. Consequently, the throughput is captured by the average slope of the curve. Here, it is possible to observe that at any time the token count at the output is less than or equal to the sum of the token counts at the inputs; this implies that the throughput at the output is the sum of the throughput of each input.

Gauging the multiplexer fairness is achievable by observing the data latency for traversing the channel multiplexer from either input. The pipeline depth, the competition for the arbiter, and the producer behaviour affect latency. Given enough samples and equally behaving producers, a fair arbiter ideally shows identical latency distributions. Figure 13 shows the latency distributions for the multiplexer from either input in the simulation interval from 0 to 1 μs.

It is possible to observe that albeit fairly similar, latency distributions from inputs a and b are slightly skewed towards the right-hand side of the histogram. This behaviour can be attributed to the deterministic nature of analogue transient Spice simulation. When two tokens arrive at similar times, the arbiter performs handshake with the circuit inputs and outputs. It inserts positive numbers on input a and negative numbers on input b; the insertion of tokens and spacers on each input is delayed by a random time value between 1-2 ns after acknowledgement, and the output channel is acknowledged with nil delay. This arrangement simulates two computationally limited producers competing for a shared fast consumer.
to layout place and route choices. Consequently, different placements for the same circuit yield different unbalanced outcomes. Regardless the slight bias in simulation, the multiplexer never starves any input channel and guarantees data delivery integrity.

V. CONCLUSIONS AND ONGOING WORK

This Section highlights a few points overlooked or only lightly touched upon along the main body of this article. Also, it presents links to a few related ongoing works.

First, the paper relies on the assumption that asynchronous design, and particularly ST design is a design style more robust to variations (PVT, ageing etc.). The assumption is not demonstrated, it is associated intuitively to two structural characteristics of ST design, using local handshakes and employing DI codes. The former of these avoids most long wires and the associated timing problems they bring. The latter reduces the crossed timing dependence between data and control lines, and the number of implied relative timing constraints to solve. Demonstrations, even if partial, that the advantage takes place in practical circuits designed with Pulsar is available in previously published work, including [5], [6], [30], [31].

Second, the six proposed components are necessary and sufficient to design complex behaviours with Pulsar using RTL-like constructions. The components are abstract constructions, pre-processed by Pulsar before the synthesis with commercial tools takes place. Several processing and modelling steps not covered here allow reaching an operational IC module layout from the RTL-like input. For example a simple component, such as condhi (refer to Figure 8) is transformed into a set of four standard cells, an inverter, a 2-input C-element, a 2-input OR gate and a tielo. Library cells for complex behaviours are nonetheless advantageous. Figure 14 illustrates this for the HM cell, a specially designed layout.

Third, Pulsar processing is dependent on the employed ST template, on the underlying technology node and on the chosen standard cell library. This work illustrated concepts with the SDDS-NCL template, the predictive FreePDK45 nm node and the ASCEnD-FreePDK45 library. Pulsar is however independent of all three choices and currently supports multiple templates, technology nodes and libraries.

Fourth, the new components enable the use of Pulsar to design more complex behaviours than its previous version did. For example, asynchronous processors require the new components in several parts of an instruction set architecture (ISA) processor design. The new Pulsar enabled e.g. implementing a complete asynchronous RISC-V RV32I core [29]. The associated RTL-like code uses the components extensively. Also, an implementation of a ring-topology network-on-chip (NoC) router is under way. Arbitration is a fundamental action performed inside NoC routers. Asynchronous implementations of routers bring advantages to communication networks, providing a seamless way to adapt multiple circuits using distinct clocks.

Finally, the end of Section IV-B above discussed that the electrical simulation of metastable circuit behaviour is not reliable, which is a fact well-known to back-end circuit designers and researchers [32]. Limitations in the electrical simulation methodology hinder the verification of the HM gate that is expected to act correctly under conditions of metastability. Ongoing work to prototype HM and other cells from some ASCEnD library in silicon should be able to confirm precise, correct and fair operation of the components.

ACKNOWLEDGEMENTS

This research was partially funded by CAPES and CNPq under grant no. 311587/2022-4, Brazilian research funding organisations.

REFERENCES


Fig. 14: This is an HM standard cell layout. It uses the predictive bulk CMOS technology FreePDK 45 nm. The cell is part of the ASCEnD-FreePDK45 standard cell library. Comparing it to the schematic of Figure 5 it is noticeable that pin labels are not the same in general. This arises due to the naming conventions required by the layout tool. The only pin named identically in both representations is the active-low reset (RN). The other pin correspondences are (schematic to layout): NACK→M0, M0→A-, A-→M0, A+→P0, P0→A+, M1→B-, B-→M1, B+→Q0, Q0→QA and Q1→QB. The attentive reader can also note that some transistors are duplicated w.r.t. to the schematic; the large cell size requires a few transistors doubling to reduce the employed metal layers.