Return to Article Details Power Constrained Design Optimization of Analog Circuits Based on Physical gm/ID Characteristics Download Download PDF