Single Event Transient on Combinational Logic: An Introduction and their Mitigation

Authors

  • Henrique Kessler Universidade Federal de Pelotas (UFPel) - Brazil
  • Bruno Ferraz Universidade Federal de Pelotas (UFPel) - Brazil
  • Leomar da Rosa Jr. Universidade Federal de Pelotas (UFPel) - Brazil
  • Ygor Aguiar European Organization for Nuclear Research (CERN) - Switzerland
  • Vinícius V. A. Camargo Universidade Federal de Pelotas (UFPel) - Brazil

DOI:

https://doi.org/10.29292/jics.v17i3.650

Keywords:

Single-Event Transient, Radiation Hardening by Design (RHBD), Electronic Design Automation (EDA), Combinational Logic

Abstract

Single event transients pose a major threat to the reliability of modern VLSI designs. Improving the robustness of combinational logic is challenging due to its complexity, masking effects, and signal dependence. This paper presents the mechanisms and concepts of SET generation, modeling, masking, and propagation in combinational logic. It also discusses design parameters and their impact on circuit robustness. An overview of automated design strategies for radiation hardening by design and their advantages and disadvantages is provided, covering gate sizing, gate duplication, gate remapping, load increase, layout spacing, and charge sharing techniques.

Downloads

Published

2022-12-31

Issue

Section

Special Issue on Electronic Design Automation